芯片的未來:smart宣布成功制造新型集成硅iii-v芯片

      2019-09-30 07:16:00 來源:EEFOCUS
      標簽:
      SMART   芯片   GUI

      MIT’s Research Enterprise in Singapore has developed a commercially viable way to create new Silicon III-V Chips, paving the way for intelligent optoelectronic and 5G devices

       

      • Commercially viable manufacturing process will make integrated Silicon III-V Chips available by 2020
      • New Singapore-developed method does not require tens of billions in industry investments - leveraging old 200 mm manufacturing technology and breathing new life into mature and depreciated manufacturing infrastructure
      • Integrated Silicon III-V chips will enable intelligent illumination and displays, and also overcome potential problems with 5G mobile technology.

       

       

      LEES researcher reviewing a 200 mm Silicon III-V wafer. The innovative and commercial-ready process by LEES leverages existing 200 mm semiconductor manufacturing infrastructure to create a new generation of chips that combines traditional Silicon with III-V devices, something not commercially viable before.

       

      SINGAPORE - Media OutReach - 30 September 2019 - The Singapore-MIT Alliance for Research and Technology (SMART), MIT's Research Enterprise in Singapore, has announced the successful development of a commercially viable way to manufacture integrated Silicon III-V Chips with high-performance III-V devices inserted into their design.

       

      In most devices today, silicon-based CMOS chips are used for computing, but they are not efficient for illumination and communications, resulting in low efficiency and heat generation. This is why current 5G mobile devices on the market get very hot upon use and would shut down after a short time.

       

      This is where III-V semiconductors are valuable. III-V chips are made from elements in the 3rd and 5th columns of the elemental periodic table such as Gallium Nitride (GaN) and Indium Gallium Arsenide (InGaAs). Due to their unique properties, they are exceptionally well suited for optoelectronics (LEDs) and communications (5G etc) - boosting efficiency substantially.

       

       

      "By integrating III-V into silicon, we can build upon existing manufacturing capabilities and low-cost volume production techniques of silicon and include the unique optical and electronic functionality of III-V technology," said Eugene Fitzgerald, CEO and Director, SMART, MIT's Research Enterprise in Singapore. "The new chips will be at the heart of future product innovation and power the next generation of communications devices, wearables and displays."

       

      Kenneth Lee, Senior Scientific Director of the SMART LEES research program adds: "However, integrating III-V semiconductor devices with silicon in a commercially viable way is one of the most difficult challenges faced by the semiconductor industry, even though such integrated circuits have been desired for decades. Current methods are expensive and inefficient, which is delaying the availability of the chips the industry needs. With our new process, we can leverage existing capabilities to manufacture these new integrated Silicon III-V chips cost-effectively and accelerate the development and adoption of new technologies that will power economies."  

       

      The new technology developed by SMART builds two layers of silicon and III-V devices on separate substrates and integrates them vertically together within a micron, which is 1/50th the diameter of a human hair. The process can use existing 200mm manufacturing tools, which will allow semiconductor manufacturers in Singapore and around the world to make new use of their current equipment. Today, the cost of investing in a new manufacturing technology is in the range of tens of billions of dollars, thus this new integrated circuit platform is highly cost-effective and will result in much lower cost novel circuits and electronic systems.

       

      SMART is focusing on creating new chips for pixelated illumination/display and 5G markets, which has a combined potential market of over $100B USD. Other markets that SMART's new integrated Silicon III-V chips will disrupt include wearable mini-displays, virtual reality applications, and other imaging technologies.

       

       

      The patent portfolio has been exclusively licensed by New Silicon Corporation Pte. Ltd. (NSC), a Singapore-based spin-off from SMART. NSC is the first fabless silicon integrated circuit company with proprietary materials, processes, devices, and design for monolithic integrated Silicon III-V circuits (www.new-silicon.com).

       

      SMART's new integrated Silicon III-V chips will be available next year and expected in products by 2021.

       

      High resolution images are available at this link.

       


      About Low Energy Electronic Systems (LEES) Interdisciplinary Research Group (IRG)

      SMART's Low Energy Electronic Systems (LEES) IRG is creating new integrated circuit technologies that result in increased functionality, lower power consumption and higher performance for electronic systems. These integrated circuits of the future will impact applications in wireless communications, power electronics, LED lighting, and displays. LEES has a vertically-integrated research team possessing expertise in materials, devices, and circuits, comprising multiple individuals with professional experience within the semiconductor industry.  This ensures that the research is targeted to meet the needs of the semiconductor industry both within Singapore and globally.

       

      For more information, please logon to:  http://www.circuit-innovation.org

       

      About Singapore-MIT Alliance for Research and Technology (SMART)

      Singapore-MIT Alliance for Research and Technology (SMART) is MIT's Research Enterprise in Singapore, established by the Massachusetts Institute of Technology (MIT) in partnership with the National Research Foundation of Singapore (NRF) since 2007.  SMART is the first entity in the Campus for Research Excellence and Technological Enterprise (CREATE) developed by NRF.  SMART serves as an intellectual and innovation hub for research interactions between MIT and Singapore. Cutting-edge research projects in areas of interest to both Singapore and MIT are undertaken at SMART. SMART currently comprises an Innovation Centre and six Interdisciplinary Research Groups (IRGs): Antimicrobial Resistance (AMR), BioSystems and Micromechanics (BioSyM), Critical Analytics for Manufacturing Personalized-Medicine (CAMP), Disruptive & Sustainable Technologies for Agricultural Precision (DiSTAP), Future Urban Mobility (FM) and Low Energy Electronic Systems (LEES).

       

      SMART research is funded by the National Research Foundation Singapore under the CREATE programme.  For more information, please visit -
       
      關注與非網微信 ( ee-focus )
      限量版產業觀察、行業動態、技術大餐每日推薦
      享受快時代的精品慢閱讀
       

       

      繼續閱讀
      押注 ASIC,中國芯能否迎來機會?

      與非網10月2日訊,中興、華為事件的出現,印證了中國在芯片行業的研發還不夠精,不夠強。但在可期的未來,依稀能看到,諸多為之而努力的企業會在眾豪強中搏出一條屬于中國“芯”路。

      兆易創新擬定增募資約43億元,大力研發DRAM芯片

      與非網10月1日訊,兆易創新再投43億元研發DRAM芯片。

      337調查對TCL電子在美業務無實質性影響

      公司正與涉及調查的業務合作伙伴及供應商認真研究案情并協調應對。初步評估案件對公司經營影響非常有限,公司亦做好充分準備,必要時可對供應鏈進行調整。

      芯片難度接近理論極限,一文梳理主流先進制程發展情況
      芯片難度接近理論極限,一文梳理主流先進制程發展情況

      與非網9月30日訊,隨著制程的進一步縮小,芯片制造的難度確實已經快接近理論極限了。

      全球半導體設備產值衰退,廠商積極布局對抗寒風
      全球半導體設備產值衰退,廠商積極布局對抗寒風

      與非網9月30日訊,半導體制造設備和材料是半導體行業最上游的環節。目前來看,集成電路設備制造是中國芯片產業鏈中最薄弱的環節。經過20多年的追趕,中國與世界在芯片制造領域仍有較大差距。

      更多資訊
      韓國廠商的“內戰”,三星和LG開打8K顯示之戰

      與非網10月7日訊,8K顯示已經面世很長一段時間,現在已經有產品在售,而廠商基本是以韓國三星和LG為主導。不過,領先的三星和LG現在開始內訌。

      WTO開出最大罰單,美歐貿易戰再升級?
      WTO開出最大罰單,美歐貿易戰再升級?

      美國到底是勝利了還是目光短淺?為何屢屢挑起貿易戰?這要等待時間來回答。下面跟著小編一起來了解一下這張WTO開出的最大罰單是什么個情況?

      內憂外患之下,三星電子的半導體野心
      內憂外患之下,三星電子的半導體野心

      內憂外患之下,三星電子又該何去何從?

      馬斯克一年掙多少錢?看完沉默...

      與非網10月1日訊,美國公司的大佬的年薪,讓人不敢想象。

      科創板折戟?9月的最后一天表現慘淡

      與非網10月1日訊,科創板在9月的最后一個交易日里表現不佳。

      金博棋牌